

Fig. 3. Relationship of A_v , NF, IIP, I_{dd} vs. R_F .




Fig. 4. Schematic of the designed noise-canceling LNA.

C. LNA Design

Figure 4 is the schematic of a noise-canceling LNA. A PMOS M_{1B} is exploited to increase the transconductance of input stage via a current-reuse technique. And a capacitor C_1 is used to reduce the influence of power supply fluctuating and to filter out the noise from current-mirror M_4 - M_5 . The second stage is AC-coupled to the first stage via a high-pass topology C_2 - R_2 . A cascode transistor M_{2B} is used to increase the inverse isolation (S_{12}). Its DC bias voltage is provided by the branch M_6 - M_8 . And C_3 is used to filter out the noise from this branch. M_3 and M_{2B} are deep n-well NMOS devices, whose substrates are connected to each source to eliminate body effect.

It is easy to obtain the devices parameters from the previous analysis. The transconductances of M_1 and M_3 are determined by the impedance matching condition (1), which is $g_{m1A} + g_{m1B} = g_{m3} = 0.02 S$. The feedback resistor R_F is chosen to be 400Ω considering the trade-offs between the gain, noise figure, linearity and power consumption. The transconductance




Fig. 5. Photograph of (a) Chip (b) PCB.




Fig. 6. Measured S -parameters.

of M_2 can be calculated from the noise-canceling condition (2), which is $g_{m2} = g_{m3}(1 + R_F/R_S) = 0.18 S$. However, for the power dissipation restriction, g_{m2} is actually chosen to be $0.08 S$ in this design. Consequently, the voltage gain will decrease and the NF will deteriorate due to the deviation of the noise-canceling condition.

IV. CHIP IMPLEMENTATION AND MEASUREMENT

The chip is implemented in a $0.25\text{-}\mu\text{m}$ RF CMOS process. Figure 5 is the photograph of the chip and test PCB. The core size is only $0.15\text{mm} \times 0.18\text{mm}$. And it draws 12 mA from a 2.5-V power supply. The ground V_{SS} is connected via four bonding-wires to reduce the parasitic inductance.

The measured S -parameters are shown in Fig. 6. In the frequency range of 50 MHz - 1 GHz , the S_{21} (voltage gain) is about 13.4 dB with a 3-dB bandwidth of 1 MHz - 1.3 GHz , the input matching S_{11} is from -16 dB to -9 dB , the output matching S_{22} is below -10 dB , and the inverse isolation S_{12} is less than -19 dB .

The simulated and measured NF are shown in Fig. 7. The measured NF is less than 3.5 dB from 50 MHz to 1 GHz , with a minimum NF of 2.4 dB at 350 MHz . The NF increases at low frequency because of the MOSFET flick noise, and degenerates at high frequency due to the input parasitic capacitances




Fig. 7. Simulated and measured NF.




Fig. 8. Simulated and measured IIP3.

TABLE I
SUMMARY OF MEASUREMENT RESULTS AND PERFORMANCE COMPARISON

	[2]	[5]	[6]	[7]	This Work
Process	0.25 μ m CMOS	0.5 μ m CMOS	0.18 μ m CMOS	0.18 μ m CMOS	0.25 μ m CMOS
Frequency	150-2000 MHz	50-700 MHz	54-880 MHz	470-860 MHz	50-860 MHz
S_{11} (dB)	-8	N/A	-10	N/A	-9
S_{21} (dB)	13.7	14.8	10-22	10	13.4
S_{12} (dB)	-36	-41	N/A	N/A	-19
S_{22} (dB)	-12	N/A	N/A	N/A	-10
NF(dB)	1.8-2.2	2.3-3.3	4.2-6	5.7	2.4-3.5
1dBBCP(dBm)	-9	N/A	N/A	N/A	-6.7
IIP3(dBm)	0	-4.7	4.3-5 @ 11dB	10	3.3
Power	14mA \times 2.5V	3.3mA \times 3V	23mA \times 1.8V	2.9mA \times 1.8V	12mA \times 2.5V
Chip size(mm ²)	0.3 \times 0.25	1.0 \times 1.2	1.19 \times 0.59	N/A	0.15 \times 0.18

which cause the noise-canceling condition deviating.

The third-order intercept point is measured with a two-tone test at 500 MHz and 502 MHz, as shown in Fig. 8. The measured IIP3 is 3.3 dBm and varies slightly with the two-tone frequencies. The input-referred 1dB compression point (1dBBCP) measures to be -6.7 dBm at 500 MHz.

Table I gives the measurement results compared with recently published works. It can be seen that the S -parameters performance of this work are approaching to the others, and the IIP3 increases 3.3 dB and power consumption decreases 2 mA compared to [2]. Furthermore, the presented LNA occupies the smallest chip size.

V. CONCLUSION

In this paper, a wide-band CMOS LNA exploiting a noise-canceling technique is designed and measured, and the voltage gain, noise figure and linearity of the LNA is analyzed in detail. The circuit design process and parameter calculation method are also presented. Measurement results show that the presented LNA achieves good input/output 50 Ω impedance matching, high gain, low noise figure and high linearity in 50-860 MHz frequency range, and meets the requirements of the

TV tuner applications.

ACKNOWLEDGMENT

The authors would like to thank Fuxiao Li, Baowen Qiao, Zhenyu Zhu, Yuhong Ye, and Haiyang Hu for their help in chip package and measurement, and thank Yan He, Lei Lu, Zhenyu Yang, and Liming Jin for many helpful discussions.

REFERENCES

- [1] D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," *IEEE J. Solid-State Circuits*, vol. 32, pp.745-759, May, 1997.
- [2] F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Wide-band CMOS low-noise amplifier exploiting thermal noise canceling," *IEEE J. Solid-State Circuits*, vol. 39, pp. 275-281, Feb. 2004.
- [3] M. Dawkins, A. P. Burdett, and N. Cowley, "A single-chip tuner for DVB-T," *IEEE J. Solid-State Circuits*, vol. 38, pp. 1307-1317, Aug. 2003.
- [4] B. Razavi, *RF Microelectronics*. New Jersey: Prentice-Hall, 1998
- [5] J. Janssens, J. Crols, and M. Steyaert, "A 10mW inductorless broadband CMOS low noise amplifier for 900MHz wireless communications," in *Proc. of IEEE CICC*, 1998, pp. 75-78
- [6] S. Lou and H. Luong, "A wideband CMOS variable-gain low-noise amplifier for cable TV tuners," in *IEEE Asian Solid-State Circuits Conf. (ASSCC)*, 2005, pp. 181-184
- [7] T. W. Kim and B. Kim, "A 13-dB IIP3 improved low-power CMOS RF programmable gain amplifier using differential circuit transconductance linearization for various terrestrial mobile D-TV applications," *IEEE J. Solid-State Circuits*, vol. 41, pp. 945-953, Apr. 2006.