

# 模拟集成电路设计原理

## (Principle of Analog Integrated Circuit Design, INF0130025.02)

2014年11月13日

唐长文 教授

[zwtang@fudan.edu.cn](mailto:zwtang@fudan.edu.cn)

<http://rfic.fudan.edu.cn/Courses.htm>

复旦大学/微电子学院/射频集成电路设计研究小组

版权©2014，版权保留，侵犯必究



---

# 运算放大器的系统设计


# 目录

---

- 单级OTA的设计
- CMOS密勒OTA的设计
- $GBW$ 和相位裕度的设计
- 其他指标：输入范围、输出范围、 $SR...$

Ref.: W. Sansen : Analog Design Essentials, Springer 2006

# CMOS单级OTA: $GBW$




$$A_V = g_{m1} \frac{r_{DS}}{2}$$

如果:  $r_{DS2} = r_{DS4} = r_{DS}$

$$BW = \frac{1}{2\pi \frac{r_{DS}}{2} (C_L + C_{n1})}$$

$$GBW = \frac{g_{m1}}{2\pi(C_L + C_{n1})}$$

# CMOS OTA: 最大GBW




$$GBW = \frac{g_{m1}}{2\pi C_L} \quad g_{m1} = \frac{I_B}{V_{GS1} - V_T}$$

$$GBW_{\max} = \frac{I_B}{V_{GS1} - V_T} \frac{1}{2\pi C_L}$$

$$C_L = 1 \text{ pF} \quad I_B = 10 \text{ } \mu\text{A} \quad \Rightarrow \quad GBW_{\max} \approx 10 \text{ MHz} \quad [8]$$

$$FOM = \frac{GBW \cdot C_L}{I_B} = 1000 \text{ MHzpF/mA} \quad [800]$$

# CMOS单级OTA: $f_{nd}$





$$GBW = \frac{g_{m1}}{2\pi(C_L + C_{n1})}$$

$$f_{nd} = \frac{g_{m3}}{2\pi C_{n2}}$$

$$C_{n2} \approx 2C_{GS3} + C_{DB3} + C_{DB1} \\ \approx 4C_{GS3}$$

$$f_{nd} \approx \frac{f_{T3}}{4}$$

# CMOS OTA: $f_{nd}$



$$f_{nd} = \frac{g_{m3}}{2\pi C_{n2}}$$

$$PM = 90^\circ - \arctan\left(\frac{GBW}{f_{nd}}\right) + \arctan\left(\frac{GBW}{2f_{nd}}\right) \approx 85^\circ$$

# CMOS单级OTA: 设计 1

已知:  $GBW = 100 \text{ MHz}$  和  $C_L = 2 \text{ pF}$

工艺:  $L_{\min} = 0.35 \text{ } \mu\text{m}$ 、 $K'_n = 60 \text{ } \mu\text{A/V}^2$  和  $K'_p = 30 \text{ } \mu\text{A/V}^2$

求:  $I_{DS}$ 、 $W$ 、 $L$

$$g_m = 2\pi C_L GBW = 1.2 \text{ mS} \quad V_{GS} - V_T = 0.2 \text{ V}$$

$$I_{DS} = g_m \frac{V_{GS} - V_T}{2} = \frac{g_m}{10} = 0.12 \text{ mA}$$

$$\frac{W}{L} = \frac{I_{DS}}{K' (V_{GS} - V_T)^2} = 100 \quad L_p = L_n = 1 \text{ } \mu\text{m} \text{ 考虑增益!}$$

$$W_n = 50 \text{ } \mu\text{m}、W_p = 100 \text{ } \mu\text{m}$$




# 目录

---

- 单级OTA的设计
- CMOS密勒OTA的设计
- GBW和相位裕度的设计
- 其他指标：输入范围、输出范围、SR...

# CMOS密勒OTA



两个节点


① ④

具有高阻抗

产生两个极点

用  $C_c$  进行分离

# CMOS密勒OTA: 小信号



$$GBW = 1 \text{ MHz}$$

$$C_L = 10 \text{ pF}$$

$$R_L = 10 \text{ k}\Omega$$

$$g_{m1} = 7.5 \mu S$$

$$g_{o24} = 0.03 \mu S$$

$$C_{n1} = 0.37 \text{ pF}$$


$$C_c = 1 \text{ pF}$$

$$g_{m6} = 246 \mu S$$

$$g_{Lo6} = 20 \mu S$$

$$C_{Ln4} = 10.2 \text{ pF}$$

# CMOS密勒OTA: $GBW$




$$A_{V1} = \frac{g_{m1}}{g_{o24}} \quad A_{V2} = \frac{g_{m6}}{g_{Lo6}}$$

$$BW = \frac{g_{o24}}{2\pi A_{V2} C_c}$$

$$GBW = \frac{g_{m1}}{2\pi C_c}$$

$$f_{nd} \approx \frac{g_{m6}}{2\pi C_{Ln4}} \frac{1}{1 + \frac{C_{n1}}{C_c}}$$

# CMOS密勒OTA: 极点和零点



极点分离

从  $C_c \approx \frac{C_{n1}}{A_{V2}} \approx 20$  fF 开始

$C_c = 1$  pF 足够

$$f_z = \frac{g_{m6}}{2\pi C_c}$$

# 目录

---

- 单级OTA的设计
- CMOS密勒OTA的设计
- GBW和相位裕度的设计
- 其他指标：输入范围、输出范围、SR...

# CMOS密勒OTA：设计规划

$$GBW = \frac{g_{m1}}{2\pi C_c}$$

$$GBW = 100 \text{ MHz} \quad C_L = 2 \text{ pF}$$

$$f_{nd} \approx \frac{g_{m6}}{2\pi C_{Ln4}} \frac{1}{1 + \frac{C_{n1}}{C_c}}$$

两个方程，

三个变量  $g_{m1}$ 、 $g_{m6}$ 、 $C_c$ ？

求解：选择  $g_{m1}$  或  $g_{m6}$  或  $C_c$ ？

---

选择  $C_c=1$  pF 有问题吗？



# CMOS密勒OTA设计：参变量 $C_c$ 1

选择  $C_c \approx 3C_{n1}$  得  $GBW = \frac{g_{m1}}{2\pi C_c}$  和  $3GBW \approx \frac{g_{m6}}{2\pi C_{Ln4}} \frac{1}{1.3}$

$$\frac{g_{m6}}{g_{m1}} \approx 4 \frac{C_L}{C_c}$$


$GBW = 100 \text{ MHz}$      $C_L = 2 \text{ pF}$

选择  $C_{n1} < C_c < C_L$

选择  $C_c = 1 \text{ pF}$  得  $g_{m1} = 0.63 \text{ mS}$  和  $g_{m6} = 5.0 \text{ mS}$

# CMOS密勒OTA设计：参变量 $C_c$ 2


$$g_{m6} \approx 3GBW \cdot 2\pi C_{Ln4} \cdot \left(1 + \frac{C_{n1}}{C_c}\right)$$



$$g_{m1} = 2\pi \cdot GBW \cdot C_c$$

$$g_{m6min} = 3GBW(2\pi C_L)$$

# 1 MHz CMOS密勒OTA: 参变量 $C_c$



$$GBW = 1 \text{ MHz}$$

$$C_L = 10 \text{ pF}$$


$$C_{n1} = 0.4 \text{ pF}$$

$$K' = 20 \mu\text{A}/\text{V}^2$$

$$V_{GS} - V_T = 0.2 \text{ V}$$

$$L = 10 \mu\text{m}$$


# CMOS密勒OTA设计: 参变量 $g_{m6}$



$$g_{m6min} = 3GBW(2\pi C_L)$$

$$g_{m6} \approx 3GBW \cdot 2\pi C_{Ln4} \cdot \left(1 + \frac{C_{n1}}{C_c}\right)$$

# CMOS密勒OTA设计：参变量 $g_{m1}$



$$g_{m6} \approx 3GBW \cdot 2\pi C_{Ln4} \cdot \left(1 + \frac{C_{n1}}{g_{m1}} 2\pi GBW\right)$$

# 高速密勒OTA的优化设计 1

$$GBW = \frac{g_{m1}}{2\pi C_c}$$

$$C_L = \alpha C_c \quad \alpha \approx 2$$

$$C_c = \beta C_{n1} = \beta C_{GS6} \quad \beta \approx 3$$

$$f_{nd} = \frac{g_{m6}}{2\pi C_L} \frac{1}{1 + C_{n1}/C_c}$$

$$f_{nd} = \gamma GBW \quad \gamma \approx 2$$

$$C_{GS} = kW \quad k = 2 \text{ fF}/\mu\text{m}$$

$$GBW = \frac{f_{nd}}{\gamma} = \frac{g_{m6}}{2\pi C_L} \frac{1}{\gamma(1 + 1/\beta)} = \frac{f_{T6}}{\alpha\beta\gamma(1 + 1/\beta)}$$

$$C_L = \alpha C_c = \alpha\beta C_{n1} = \alpha\beta C_{GS6} = \alpha\beta kW_6 \quad \text{如果 } C_L \uparrow \text{ 则 } W_6 \uparrow$$

# 高速密勒OTA的优化设计 2

代入 $f_{T6}$ 得

$$f_{T6} = \frac{g_{m6}}{2\pi C_{GS6}}$$

$$f_{T6} = \frac{1}{L_{6\min}} \frac{13.5}{1 + 2.8L_{6\min}/V_{GST6}}$$

$L$ 的单位为 $\mu\text{m}$   
 $f_T$ 的单位为GHz

$$GBW = \frac{f_{T6}}{\alpha\beta\gamma(1+1/\beta)}$$


$GBW$ 不是由 $C_L$ 决定，只由 $f_T$ 决定！

$f_T$ 由 $L$ (和 $V_{GST}$ )决定!!!

当 $V_{GST}=0.2\text{ V}$ ， $L_{\min}<65\text{ nm}$ ;

或 $V_{GST}=0.5\text{ V}$ ， $L_{\min}<0.18\text{ }\mu\text{m}$ 时，晶体管进入速度饱和区

# 最大 $GBW$ 与沟道长度 $L_{\min}$



$$V_{\text{GS}} - V_{\text{T}} = 0.2 \text{ V}$$

$$\alpha \approx 2$$

$$\beta \approx 3$$

$$\gamma \approx 2$$

$$16x$$

$$GBW \approx \frac{f_{\text{T6}}}{16}$$



# 高速密勒OTA的设计优化

- 选择  $\alpha \beta \gamma$
- 由给定的  $GBW$  得到最小的  $f_{T6}$
- 由选定的  $(V_{GS6} - V_T)$   
选择最大沟道长度  $L_6$  (最大化增益)
- 由  $C_L$  计算  $W_6$ ,  
确定  $I_{DS6}$
- 由  $\alpha$  以及  $C_L$  计算  $C_c$
- 由  $C_c$  计算  $g_{m1}$  和  $I_{DS1}$
- 由  $g_{m1}$  或  $C_c$  确定噪声

# 设计练习: $GBW = 0.4 \text{ GHz}$ & $C_L = 5 \text{ pF}$

- 选择  $\alpha \beta \gamma$  2 3 2
- 由给定的  $GBW$  得到最小的  $f_{T6}$   $f_{T6} = 6.4 \text{ GHz}$
- 由选定的  $(V_{GS6} - V_T)$ ,  
选择最大沟道长度  $L_6$  (最大化增益)  $L_6 = 0.5 \text{ } \mu\text{m}$
- $L_6$  取最小沟道长度  $L_{\min}$
- 由  $C_L$  计算  $W_6$ ,  
确定  $I_{DS6}$  ( $K'_n = 70 \text{ } \mu\text{A/V}^2$ )  $W_6 = 417 \text{ } \mu\text{m}$   
 $I_{DS6} = 2.3 \text{ mA}$
- 确定  $C_{n1}$  ( $k = 2 \text{ fF/} \mu\text{m}$ )  $C_{n1} = 0.83 \text{ pF}$
- 由  $\alpha$  以及  $C_L$  计算  $C_c$   $C_c = 2.5 \text{ pF}$
- 由  $C_c$  计算  $g_{m1}$  和  $I_{DS1}$   $I_{DS1} = 0.63 \text{ mA}$

# 低速密勒OTA的优化设计 1

$$GBW = \frac{f_{T6}}{\alpha\beta\gamma(1+1/\beta)}$$

$$\frac{f_T}{f_{TH}} = \sqrt{i}(1 - e^{-\sqrt{i}}) \approx \sqrt{i}(1 - 1 + \sqrt{i}) \approx i \quad \text{当 } i \text{ 较小时}$$

$$f_{TH} = \frac{3}{2} \frac{2\mu k T/q}{2\pi L^2}$$

$GBW$ 不是由 $C_L$ 决定，只由 $f_T$ 决定！  
 $f_T$ 由 $L$ 和 $i$ 决定!!!

# 低速密勒OTA的优化设计 2

- 选择  $\alpha \beta \gamma$
- 由给定的  $GBW$  得到最小的  $f_{T6}$
- 由给定的  $f_{TH6}$   
选择最大沟道长度  $L_6$  (最大增益)
- 计算  $i_6$
- 由  $C_L$  计算  $W_6$ ，  
确定  $I_{DST6}$  和  $I_{DS6}$
- 由  $\alpha$  以及  $C_L$  计算  $C_c$
- 由  $C_c$  计算  $g_{m1}$  和  $I_{DS1}$
- 由  $g_{m1}$  或  $C_c$  确定噪声

# 设计练习: $GBW = 1 \text{ MHz}$ & $C_L = 5 \text{ pF}$

- 选择  $\alpha \beta \gamma$   $2 \ 3 \ 2$
- 由  $GBW = 1 \text{ MHz}$  得到最小的  $f_{T6}$   $f_{T6} = 16 \text{ MHz}$
- 由给定的  $f_{TH6}$   $f_{TH6} = 2 \text{ GHz}$   
选择最大沟道长度  $L_6$  (最大增益)  $L_6 = 0.5 \ \mu\text{m}$
- 反型系数  $i$   $i = 0.008$
- 由  $C_L$  计算  $W_6$ ,  $W_6 = 417 \ \mu\text{m}$   
确定  $I_{DST6}$  ( $K'_n = 70 \ \mu\text{A}/\text{V}^2$ )  $I_{DST6} = 0.33 \ \text{mA}$   
确定  $I_{DS6}$   $I_{DS6} = 2.7 \ \mu\text{A}$   
确定  $C_{n1}$  ( $k = 2 \ \text{fF}/\mu\text{m}$ )  $C_{n1} = 0.83 \ \text{pF}$
- 由  $\alpha$  以及  $C_L$  计算  $C_c$   $C_c = 2.5 \ \text{pF}$
- 由  $C_c$  计算  $g_{m1}$  和  $I_{DS1}$   $I_{DS1} = 1.6 \ \mu\text{A}$

# 目录

---

- 单级OTA的设计
- CMOS密勒OTA的设计
- GBW和相位裕度的设计
- 其他指标：输入范围、输出范围、SR...

# CMOS密勒OTA：规范 1

---

## 1. Introductory analysis

1.1 DC currents and voltages on all nodes

1.2 Small-signal parameters of all transistors

## 2. DC analysis

2.1 Common-mode input voltage range vs supply Voltage

2.2 Output voltage range vs supply Voltage

2.3 Maximum output current (sink and source)

# CMOS密勒OTA：规范 2

---

## 3. AC and transient analysis

3.1 AC resistance and capacitance on all nodes

3.2 **Gain** versus frequency :  $GBW$ , ...

3.3 **Gainbandwidth** versus biasing current

3.4 Slew rate versus load capacitance

3.5 Output voltage range versus frequency

3.6 Settling time

3.7 **Input** impedance vs frequency (open & closed loop)

3.8 **Output** impedance vs frequency (open & closed loop)



# CMOS密勒OTA：规范 3

---

## 4. Specifications related to offset and noise

4.1 **Offset** voltage versus common-mode input Voltage

4.2 *CMRR* versus frequency

4.3 Input bias current and offset

4.4 Equivalent input **noise** voltage versus frequency

4.5 Equivalent input noise current versus frequency

4.6 Noise optimization for capacitive/inductive sources

4.7 *PSRR* versus frequency

4.8 **Distortion**

# CMOS密勒OTA：规范 4

---

## 5. Other second-order effects

5.1 Stability for inductive loads

5.2 **Switching** the biasing transistors

5.3 Switching or ramping the supply voltages


5.4 Different supply voltages, temperatures, ...

# MCO: 其他规范

---

- Common-mode input voltage range
- Output voltage range
- Slew Rate
- Output impedance
- Noise

# CMOS密勒OTA



$$GBW = 1 \text{ MHz}$$

$$C_L = 10 \text{ pF}$$

$$R_L = 10 \text{ k}\Omega$$

$$g_{m1} = 7.5 \text{ }\mu\text{S}$$

$$I_{DS1} = 1.1 \text{ }\mu\text{A}$$

$$g_{o24} = 0.03 \text{ }\mu\text{S}$$


$$g_{m6} = 246 \text{ }\mu\text{S}$$

$$I_{DS6} = 25 \text{ }\mu\text{A}$$


$$C_c = 1 \text{ pF}$$

$$g_{Lo6} = 20 \text{ }\mu\text{S}$$


# CMOS密勒OTA: 共模输入电压范围



# CMOS密勒OTA: 输出电压范围



# CMOS密勒OTA: 压摆率 1



开关输入:



$$V_{IN+} > 1$$

$$V_{IN-} > 0$$

$$SR = \frac{\Delta V_{OUT}}{\Delta t}$$

$$SR = \frac{I_{B1}}{C_C}$$

# CMOS密勒OTA: 压摆率 2




$$\frac{SR}{V_{OUTmax} f_{max}} \approx 4$$

$$V_{OUTmax} \approx \frac{SR}{4f_{max}}$$

$$\frac{T_{max}}{4}$$



# CMOS密勒OTA: 压摆率 3



# GBW与SR的关系

$$\frac{SR}{GBW} = 4\pi \frac{I_{DS1}}{g_{m1}}$$

$$\frac{I_{DS1}}{g_{m1}} = \frac{V_{GS1} - V_T}{2} \approx 0.1 \dots 0.3 \text{ V MOST(si)}$$

$$\frac{I_{DS1}}{g_{m1}} = \frac{nkT}{q} \approx 30 \dots 50 \text{ mV MOST(wi)}$$


$$\frac{I_{CE1}}{g_{m1}} = \frac{kT}{q} \approx 26 \text{ mV Bipolar trans.}$$

$$\frac{I_{CE1}}{g_{m1}} = (1 + g_{m1} R_E) \frac{kT}{q} \approx 0.5 \text{ V 接 } R_E$$

x 10

Ref.: Solomon, JSSC Dec 74, 314-332


# 提高压摆率的方法



$$\frac{SR}{2\pi GBW} = x(n+1)$$

Ref.: Schmoock, JSSC Dec.75, 407-411

# 内部和外部压摆率




$$SR_{int} = \frac{I_B}{C_c}$$

$$SR_{ext} = \frac{I_{DS5}}{C_L} \text{ 比较大!}$$

$$\frac{g_{m6}}{g_{m1}} = 4 \frac{C_L}{C_c} = \frac{I_{DS5}}{I_{DS1}}$$

$$\frac{I_{DS5}}{C_L} \approx 2 \frac{2I_{DS1}}{C_c}$$

# 压摆率和建立时间




$$t_{TOT} = t_{Slew} + t_{0.1}$$

$$t_{Slew} = \frac{V_{OUT}}{SR}$$

$$t_{0.1} = \frac{7}{2\pi BW}$$

$$\ln(1000) \approx 7$$


# CMOS密勒OTA输出阻抗




$GBW = 1 \text{ MHz}$   
 $C_L = 10 \text{ pF}$

- $g_{m1} = 7.5 \mu\text{S}$
- $I_{DS1} = 1.1 \mu\text{A}$
- $g_{o24} = 0.03 \mu\text{S}$
- $g_{m6} = 246 \mu\text{S}$
- $I_{DS6} = 25 \mu\text{A}$
- $C_c = 1 \text{ pF}$
- $g_{Lo6} = 20 \mu\text{S}$

# CMOS密勒OTA: 输出阻抗 $Z_{OUT}$



# CMOS密勒OTA版图照片



$$GBW = 1 \text{ MHz}$$

$$C_L = 10 \text{ pF}$$

$$SR = 2.2 \text{ V}/\mu\text{s}$$

$$V_{DD} = 5 \text{ V}$$

$$I_{TOT} = 27 \mu\text{A}$$

$$370 \text{ MHzpF}/\text{mA}$$



# 密勒CMOS OTA: 练习

已知  $GBW=50$  MHz 和  $C_L=2$  pF: 选用最小是  $I_{DS6}$ !

工艺参数

$$C_L = 2 \text{ pF}, L_{\min} = 0.5 \text{ } \mu\text{m}, K_n' = 50 \text{ } \mu\text{A/V}^2, K_p' = 25 \text{ } \mu\text{A/V}^2$$

$$C_{GS} = kW (= C_{ox} WL_{\min}) \text{ 和 } k = 2 \text{ fF/}\mu\text{m}$$

$$V_{GS} - V_T = 0.2 \text{ V}$$

求

$$g_{m6}, I_{DS6}, W_6, C_{n1} = C_{GS6}, C_c, g_{m1}, I_{DS1}, \overline{dv_{ineq}^2} \text{ 和 } v_{inRMS}$$